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1. Overview and Summary 
1.1 Scope of this Report 
This document is a summary of the research activities and results for the seven-
month period, 1 April 1987 to 31 October 1987, under the Defense Advanced Re-
search Project Agency (DARPA) Submicron Systems Architecture Project. Tech-
nical reports covering parts of the project in detail are listed following these sum-
maries, and can be ordered from the Caltech Computer Science Library. 
1.2 Objectives 
The central theme of this research is the architecture and design of VLSI sys-
tems appropriate to a microcircuit technology scaled to submicron feature sizes. Our 
work is focused on VLSI architecture experiments that involve the design, construc-
tion, programming, and use of experimental message-passing concurrent computers, 
and includes related efforts in concurrent computation and VLSI design. 
Additional background information can be found in previous semiannual tech-
nical reports [5052:TR:82j, [5078:TR:83j, [5103:TR:83j, [5122:TR:84j, [5160:TR:84j, 
[5178:TR:85j, [5202:TR:85j, [5220:TR:86j, [5235:TR:86j, [5240:TR:87j. 
1.3 Highlights 
Some highlights of the previous seven months are: 
• The Reactive Kernel and version 7 Cosmic Environment, the essential system 
software for the second-generation Cosmic Cubes, are complete and in daily use 
on first-generation "cubes" and several other concurrent architectures (sections 
2.1, 2.3, 3.2, 3.3, 3.5). 
• Concise, a concurrent circuit simulation program, runs on the Intel iPSC/1 and 
exhibits excellent performance and speedup (section 3.5). 
• Several new results in self-timed VLSI designs (sections 4.3-4.6). 
• Self-timed routing chips for second-generation multicomputers have been de-
signed, simulated, and sent to fabrication (section 4.7). 
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2. Architecture Experiments 
2.1 Cosmic Cube Project 
Bill Athas, Michael Lichter, Wen-King Su, Jakov Seizovic, Chuck Seitz 
This section summarizes the current usage and the hardware and software status 
of the Cosmic Cubes and Intel iPSC/1 d7. Research developments are described in 
sections 2.3, 3.2, and 3.3 of this report. 
The Cosmic Cubes and our Intel iPSC/1 d7 continue to operate reliably. Overall 
usage has been moderately heavy, and has included both application experiments 
and major system changes. 
One of the largest and most interesting applications from outside of our own 
group has been a series of Monte Carlo particle-in-cell supersonic flow computations 
performed by David Goldstein and Professor Brad Sturtevant in Aeronautics at Cal-
tech. In contrast to the usual intensive use of floating point on computational fluid 
dynamics, this concurrent program employs integer methods. Another interesting 
application has been a series of neural network learning simulations performed by 
Alan Blanchard and Professor Yaser Abu-Mostafa. The concurrent circuit simula-
tor, Concise, is now fully operational on the Intel iPSC/1 cubes. 
The Cosmic Cubes and Intel iPSC are now operating with reactive programming 
systems that mimic the programming environment developed for the second genera-
tion multicomputers (see section 2.3). The Reactive Kernel has replaced the Cosmic 
Kernel as the node operating system for the Cosmic Cubes. The Reactive Kernel im-
plements wormhole routing on the Cosmic Cube's program-controlled channels, and 
supports the same reactive message primitives as the second-generation multicom-
puters. Programs that use the Cosmic Kernel primitives continue to be supported 
under a compatibility library. The version 7.2 Cosmic Environment host runtime 
system has had numerous features added over the past several months for handling 
mixed types of multicomputer hardware and message protocols. 
Neither the 64-node nor 8-node Cosmic Cubes has exhibited a hard failure in 
this seven-month period. The cubes have now logged about 2.9 million node-hours 
with only three hard failures. The calculated node MTBF of 100,000 hours reported 
before these machines were constructed was extremely conservative. A node MTBF 
in excess of 1,000,000 hours is probable, and can now be stated at a 50% confidence 
level. 
Our Intel iPSC/1 d7 (128 nodes) was contributed to the Submicron Systems Ar-
chitecture Project as a part of the license agreement between the Caltech and Intel, 
and is accessible via the ARPAnet to other DARPA researchers who may wish to ex-
periment with it. To request an account, please contact chuck(Qvlsi. cal tech. edu. 
Delivery of an Intel iPSC/2 and a new Ametek system is anticipated within the 
next six months. 
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2.2 Mosaic Project 
Bill Athas, Charles Flaig, Glenn Lewis, Don Speck, Wen-King Su, Chuck Seitz 
The Mosaic C is a message-passing MIMD multicomputer with single-chip 
nodes. The stipulation that the nodes fit on a single chip limits the storage for 
each node, so that relatively fine-grain concurrent programming techniques must 
be used. We are working toward building a 16K-node Mosaic system using nodes 
fabricated in 1.2JLm CMOS technology, with a near-term milestone of a 1K-node 
system using nodes fabricated in 2JLm CMOS. 
The status of the Mosaic C chip design is described in section 4.1, and the 
current work on the Cantor programming system that we shall use for programming 
the Mosaic is described in section 3.1. 
2.3 Second-Generation Cosmic Cubes* 
Chuck Seitz, Alain Martin, Bill Athas, Charles Flaig, Jakov Seizovic, Craig Steele, 
Wen-King Su 
In September 1986, we started simultaneous joint projects with two companies, 
Intel Scientific Computers and Ametek Computer Research Division, to build pro-
totype second-generation message-passing multicomputer systems. The companies 
are providing all necessary parts, assembly, and logistical support for constructing 
the prototypes to our specifications and designs, and are working with us in devel-
oping the system software. Intel and Ametek have non-exclusive licenses to patents 
on the Cosmic Cube architecture and message-passing mechanisms, several later 
patents, and ongoing work at Caltech. They also have non-exclusive resale licenses 
for the system software developed in our group. Both companies are manufacturers 
of first-generation message-passing multicomputers based on the Cosmic Cube, and 
are licensed to produce the second-generation machines. They will contribute sys-
tems to the project; these will be made accessible to researchers via the ARPAnet, 
as is currently the case with our Cosmic Cubes and iPSC/1. 
The general hardware characteristics of these second-generation multicomputers 
are that the node processors are about ten times faster than the first-generation 
machines, but the message performance for non-localized message traffic is about 
1000 times faster. The message network uses a low-dimension graph, rather than 
the binary n-cube, and wormhole routing. The machines can be scaled over a wide 
range of N, but a 256-node system is the "centerline" design point. We are already 
well underway with these projects. However, because of proprietary concerns, the 
* This segment of our research is sponsored jointly by DARPA and by grants from 
Intel Scientific Computers (Beaverton, Oregon) and Ametek Computer Research 
Division (Arcadia, California). 
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schedules and certain details of the designs are not included in this report, but have 
been reported separately to the DARPA management. 
In September 1987, Intel announced the iPSC/2. This system is an iPSC/1 
node upgrade with these major improvements: 
(1) The 80286 node processor has been replaced with a 80386 processor, which 
is nearly ten times faster. 
(2) Node memory capacity has been increased to 8 MB. 
(3) The message-passing communication system, while still based on a binary n-
cube, employs an Intel implementation of the wormhole routing techniques 
that were developed and prototyped in our group. Both the message latency 
and the sensitivity of the latency to locality in the binary n-cube have been 
substantially reduced. 
The cube host has also been upgraded to an Intel 301, which runs system V Unix 
and has socket and NFS implementations. 
The iPSC/2 is a system that is, in comparison with our targets for second-
generation multicomputers, intermediate between the first and second generations. 
It allows iPSC /1 systems to be upgraded, and is upwardly compatible in applica-
tion software. It is our intention to port the RK to the iPSC/2 and the Cosmic 
Environment to the 301 host as soon as we have hardware on site. 
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3. Concurrent Computation 
3.1 Cantor 
Bill Athas, Nanette Jackson, Chuck Seitz 
The development of the Cantor programming system is motivated by the need 
to express concurrent programs in a way that is suitable for execution on fine-
grain multicomputers. In particular, we are developing object-oriented program-
ming techniques that are suited to the Mosaic C multicomputer, with its strict 
limitations on the size of objects within a computation. Naturally, the techniques 
developed to program effectively in this fine-grain object environment are compat-
ible with systems permitting computation at a coarser granularity. 
A stable version (2.0) of the Cantor programming system has been in service 
at Caltech and at other universities and research institutions for the past eight 
months. Our research activities have included both the continued development of 
application programs and of the Cantor system itself. 
In the area of application programs, we have expanded the process of evaluating 
the expressive capability of the language by designing and coding fine-grain solu-
tions to some standard programming problems. In addition to the set of benchmark 
programs that have been reported previously, we now have several implementations 
of Cantor programs that solve the all-points-shortest-path and maxfiow problems, 
and have even written a rudimentary chess program. The programs that have al-
ready been developed have yielded insight about the techniques necessary to satisfy 
the special programming requirements of fine-grain multicomputers and about the 
utility of Cantor to express these techniques. Analysis of these programs has also 
suggested improvements to Cantor. 
From our evaluation of the Cantor benchmark programs and from our expe-
riences with the Cantor Engine (see section 4.2), several refinements have been 
considered and implemented in an experimental Cantor version 2.1. Runtime type 
checking has been replaced by compile-time type checking. The syntax of Cantor 
has been augmented with type declarations and an additional pass has been added 
to the compiler front end to check that all types are compatible. The decision in 
favor of static type checking was based upon three observations: Dynamic typing 
is rarely used in the benchmark programs; the compile-time inferencing of variable 
types is largely unsuccessful because message variables are late-binding; and the 
silicon area dedicated in the tagpath of the Cantor Engine chip for processing type 
information is quite large. 
By switching to static type checking, the storage class for every object variable 
is known at compile time. To experiment with this new capability, a notation and 
the semantics for vectors have been included in version 2.1. The built-in arithmetic 
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operators work over both scalars and vectors. The benchmark programs have been 
recoded to take advantage of the vector notation. For version 2.1, the size of every 
vector must be known at compile time. From our preliminary evaluation of programs 
written in Cantor 2.1, this requirement is often a severe restriction in program 
expression. For Cantor 2.2, we plan to have open vectors, which are akin to the 
open arrays of Modula-II. 
The semantics of Cantor objects have been liberalized to allow objects to be 
created in a running state and to run indefinitely without consuming any messages. 
Programs may therefore be written which violate the reactive property. In the future 
we plan to provide a program flow analysis tool that will check Cantor programs 
for possible violations of the reactive property. 
Over the next few months, we plan also to continue the development of our 
Cantor program library and the accompanying enhancements of Cantor, culminat-
ing in some larger programming examples and perhaps some generalizations about 
techniques for programming fine-grain machines. 
3.2 Reactive Primitives for the Cosmic Environment 
Wen-King Su, Chuck Seitz 
The Cosmic Environment, our generic, portable multicomputer interface, has 
been revised extensively, and is now being distributed in version 7.2. 
We have switched over (relatively painlessly, considering the number of users 
involved) to a new set of reactive message primitives: 
m = xmalloc (1) Allocate a message buffer. 
xfree (m) Deallocate a message buffer. 
xsend(m,n,p) Same as xfree, with the side-effect of sending a copy of the 
buffer, m, to process (n, p) . 
m = xrecvb 0 Same as xmalloc, with the side effect of filling the buffer with 
the next message to arrive. The buffer length is set to the 
length of the message. 
m = xrecvO A non-blocking form of xrecvb, which will return NULL if 
no message has arrived. 
1 = xlength(m) Return the length of the buffer. 
Implementing other higher-level message primitives in terms of this set has proved 
to be straightforward and very efficient. The Cosmic Environment and the various 
multicomputers it supports now implement the programming environment we have 
developed for second-generation multicomputers. 
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In addition to supporting the original Cosmic Cube and the iPSC/I, the ver-
sion 7.2 Cosmic Environment supports a new cube type in which a group of NFS-
connected workstations are treated as a multicomputer. This new cube type, called 
a ghost cube, is operationally identical to the other cubes that we support. 
In anticipation of more specialized and sophisticated user interfaces, the Cos-
mic Environment makes the support of multiple message protocols quite simple. 
Each protocol/hardware combination now comes with its own library and server 
processes. For example, the older sendq and recvq primitives are available via 
the "cosmic" protocol. The relationship between the protocols and the Cosmic 
Environment is not unlike that of a shell to a Unix system. 
The Cosmic Environment continues to be ported to other Unix systems. The 
developers of Concise have ported the Cosmic Environment to a Sequent (see section 
3.5), and other ports to several high-speed multiprocessors are in progress. 
3.3 The Reactive Kernel 
Jakov Seizovic, Wen-King Su, William C. Athas, Chuck Seitz 
The Reactive Kernel is the new node operating system for the second-generation 
Cosmic Cubes. Implemented initially on the original Cosmic Cubes, it has been 
running successfully for users during the last month. One of the issues that was 
recognized as being very important from the early stage of the design is portability. 
The Reactive Kernel is written in C, and is being ported very successfully to one 
of the second-generation multicomputers while retaining about 90% of the original 
code. 
The Reactive Kernel uses the new set of communication primitives that are 
described in section 3.2. These represent our choice of a minimal set of primitives, 
and form the base on which any other set of primitives can be built. 
The Reactive Kernel is structured in two main layers: the inner kernel and a 
set of handlers. A handler is similar to a kernel process in other operating systems, 
but is restricted to satisfy the reactive property. 
The inner kernel contains routines that implement the reactive communication 
primitives, a dispatch loop, and a message interface. The inner kernel has no 
knowledge of user processes. It interacts only with handlers. The central part of 
the inner kernel is the dispatch loop that fetches messages from the receive queue 
and delivers them to the handlers, according to the tag that is given to each message 
as it is sent. Different tags may require that the message be discarded, turned into 
the code segment, reassembled, or further delivered (for example, to a user process). 
The idea of handlers was inspired by the Actor semantics, by the behavior 
of Cantor objects, and by the operation of distributed event-driven simulators. A 
handler is invoked when there is a message tagged for it; as a reaction to the message, 
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it may send new messages and create new handlers. A handler may run only for 
a bounded period of time, after which it is required to specify its replacement 
behavior; ie, it can become a new handler, self-destruct, or replace itself by the 
identical handler (default action). Unlike the usual kernel process, the state that is 
saved between invocations of the same handler is retained only in storage that has 
been explicitly allocated by the handler. 
A generic reactive handler has been implemented. Its main job is to provide the 
support for the standard user processes. Control is given to the user process when 
there is a message for it, and the user returns control back at the choice points, 
marked with the execution of xrecvO. Since context switches generally occur at 
these well-defined places in user processes, their cost has been reduced to that of 
the system function call. 
The absence of the type mechanism in the reactive primitives means that the 
user process cannot exercise discretion; ie, it has to accept the messages in the order 
that they arrive. However, discretion mechanisms can be built on top of reactive 
primitives. An example is the library of the Cosmic-style primitives (sendq () • 
recvq ()) that have been written in terms of reactive primitives. This library enables 
any user program written for the first-generation Cosmic Cubes to run under the 
Reactive Kernel. 
3.4 Object-Oriented Event-Driven Simulation 
Wen-King Su, Chuck Seitz 
Object-oriented simulations map well onto message-passing multicomputers. El-
ements in a simulation are represented by processes and the information flow be-
tween them is coded in the messages. 
A drawback of this simplistic mapping is that in order to mimic the continuous 
flow of information that exists in a real system, each element has to keep other 
elements constantly up to date on its own state. The multicomputer on which 
such a simulator runs would be overwhelmed by the volume of message traffic it 
produces. 
A solution to this problem is for each element to lump the information produced 
over a period of time, and to send an interval as one message instead of as a 
continuous stream of messages. Different deterministic simulators differ by the way 
the sizes of the intervals are chosen and by the way these intervals of information 
are conveyed to their proper destinations. An "indefinite-lazy" simulator is loosely 
defined as one whose elements accumulate indefinitely large intervals before sending 
them off. 
From the standpoint of containing the volume of message traffic, the lazier a 
simulator can run, the better. However, excessive laziness can introduce deadlock. 
For example, consider the situation in which a set of elements in a ring are all 
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waiting to fill up their own interval quotas, and none is willing to send any part 
of its own interval down the line. Other research on how to avoid such a situation 
includes that of Chandy and Misra, who use timely generation of null messages and 
runtime deadlock detection. 
The method we use is based on the indefinite-lazy simulation model. Under this 
model, as has been reported previously, the elements are allowed to do whatever 
they like so long as there are messages in the input queue of the node. When the 
receive queue runs dry, the elements are selectively forced to emit the intervals 
they may have accumulated. Such simulators can be shown to be free of deadlock. 
Furthermore, on top of the indefinite-lazy simulation model, we can put any type 
of laziness factor into the elements themselves without causing deadlock. We are 
thus able to study simulation heuristics unhindered by the question of deadlock. 
Based on the indefinite-lazy simulation model, a number of logic circuit sim-
ulators with different overall laziness attributes have been written to investigate 
the performance associated with various heuristics. The best of these simulators 
exhibit a linear speedup with the size of the machine up to about ten logic ele-
ments per node. These results are preliminary, and there are still more heuristics to 
incorporate into the simulators, as well as more types of logic circuits to simulate. 
3.5 Concise - A Concurrent Circuit Simulator* 
Sven Mattisson, Lena Peterson, Chuck Seitz 
The concurrent circuit simulation program, Concise, is now run routinely on 
the Intel iPSC/l under the Cosmic Environment. Initial timing results indicate 
that the previously reported speedups based on simulations are realized in practice. 
The speedup obtained by Concise is limited in most circuits by load imbalance 
rather than by message latency. Speedups better than N /2 are obtained when the 
number of electrical circuit nodes is about three times larger than the number of 
computing nodes, even with circuits of more than 100 electrical nodes. The speedup 
approaches N when the number of electrical circuit nodes is considerably larger than 
the number of computing nodes. 
Concise has proved to be very stable due to the dynamic window splitting, even 
on circuits with tight feedback loops. We have not yet seen the "internal time step 
too small" message that is so well known to users of SPICE. 
Concise currently runs under the Cosmic Environment with the reactive prim-
itives on Unix computers; on all forms of multicomputers, including ghost cubes; 
and also on a Sequent, a shared memory multiprocessor. The operating system on 
* This segment of our research is a joint project between the Caltech Submicron 
Systems Architecture Project and the Department of Applied Electronics at the 
University of Lund, Sweden. 
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the Sequent permits good CPU utilization when the number of simulation processes 
exceeds the number of available CPUs. Thus, even though intended for multicom-
puters with up to hundreds of nodes, Concise has good performance on a 10-node 
multiprocessor. We regard this as a good demonstration of the portability and con-
venience of the Cosmic Environment, in that it allows this complex program to run 
unchanged on a variety of concurrent and sequential computer architectures. 
Presently we are working on a partitioning algorithm that will enable Concise 
to balance its load and to improve its convergence rate. The present partitioning 
scheme is static, but a dynamic scheme will be attempted in the near future. 
3.6 Preliminary Design of a "Page Kernel" 
Craig S. Steele, Chuck Seitz 
Second-generation multicomputers are distinguished from their predecessors pri-
marily by dramatically improved communications subsystems; but their node mi-
croprocessors are substantially more capable as well, and the memory-management 
hardware support, in particular, is much more sophisticated. 
Preliminary work is underway to design a "page kernel," which is an alternate 
programming interface to the message system. A page kernel is implemented using 
memory access protection mechanisms. Current memory management hardware 
permits a process to address many different pages (or segments), each of which may 
have individual access rights. For example, while one page might be readable, an 
attempt to change its contents by writing to it could cause a hardware exception; 
another page used for the process stack would not have access restrictions. The 
new generation of processors all have large address spaces containing many pages, 
each of which can be treated as all or part of a distinct data object. 
A programming model based on hardware-controlled memory access is an in-
teresting variation of the message-passing model. Like the reactive model, message 
receipt becomes less obvious than with the Cosmic Kernel model. When a process 
attempts to read a protected datum, the kernel can be triggered implicitly to place 
valid data in that page by the exception-handling routine. This action can be the 
equivalent of an explicit receive. Likewise, an attempt to write to a protected page 
can replace an explicit send function. 
The availability of such memory-protection hardware would be novel for multi-
computers but is old news for conventional mid-range sequential machines such as 
VAXen. Why should this notion be interesting for multicomputers when it has not 
been exploited for traditional systems? 
There are several reasons why the page model has not been used. First, process 
context switch times, even for exception handlers, are large. Second, page protection 
is not in itself an obviously adequate set of synchronization primitives. Third, user 
modification of hardware registers is unwelcome in multiuser environments, even if 
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the operating system provides the option. This last problem is largely irrelevant for 
multicomputers, which are generally space-shared rather than time-shared. 
There are two programming environments where the other difficulties are be-
lieved to be tractable. One is the reactive model; the other the chaotic model. 
The processes of the reactive model explicitly tell the kernel the choice points 
at which it may consider rescheduling them by performing a context switch. This 
trick reduces the amount of process state that must be saved, and improves context 
switch speed. In addition, the explicit specification of a choice point implies that the 
action is complete and the output valid. This provides the information lacking in 
the naive use of page exceptions. Consider an inner product process which accepts 
two vectors as input and produces one as output. While one can easily mark the 
output datum as "dirty" at the initial write, when should that information be 
sent? The decision of when the output is logically consistent must be made by the 
programmer, for example, by allowing process termination. 
Recasting the reactive process model in this form changes the primary program-
ming effort from the imperative style of specifying actions to the declarative style 
of specifying logical interconnections. It is not obviously better or worse, but differ-
ent. The page scheme is probably a superior implementation for the second class of 
applications, the iterative chaotic methods that model inherently convergent prob-
lems. Naturally, many physical simulations fall into this class, but many traditional 
computer science tasks can be put in such a form as well. If the calculation is 
well-behaved, synchronization of input data can be less important and knowing the 
exact arrival time of each datum may be unnecessary - using the latest data may 
be all that is desired. The page model is well-suited to asynchronously updating 
the process state in relaxation calculations. 
The process address space is, in effect, distributed across the machine. Practi-
cal considerations prevent this address space from being truly global; there aren't 
enough pages to let every datum have the same name across a large machine. How-
ever, the high communications performance of the second-generation multicomput-
ers allows many of the functions of a shared-memory, global-name-space multipro-
cessor to be emulated efficiently. 
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4. VLSI Design 
4.1 Mosaic Elements 
Bill Athas, Charles Flaig, Glenn Lewis, Don Speck, Wen-King Su, Chuck Seitz 
The Mosaic C chip is composed of three main parts: RAM & ROM, channels, 
and processor. Our strategy for verifying the design of this very complex chip and 
characterizing its yield on MOSIS runs is initially to fabricate and test the three 
main parts separately. After the parts have been well characterized, their layouts 
will be combined onto a single chip. 
The target technology for the Mosaic C is MOSIS SCMOS with O.6J.Lm ::; oX ::; 
1.5J.Lm. Target maximum chip size is 36mm2 , or 100MoX2 with oX = O.6J.Lm, and 
16MoX 2 with oX = 1.5J.Lm. Speed, storage size, and top-level fioorplan will necessarily 
vary with feature size. 
The architecture of the Mosaic C and the design of the Mosaic C chip are de-
scribed in the last two semiannual technical reports, [5235:TR:86] and [5240:TR:87]. 
4.1.1 Mosaic C dRAM 
Our basic strategy has been to develop a 4-transistor dRAM that is a low-risk 
design with a relatively large area, and a 2-transistor dRAM that is a higher-risk 
design but has a relatively small area. 
Four-transistor dRAM 
Not believing the yield reported in our previous semiannual technical report of 
only three out of twelve on an 8-kilobit chip fabricated in a 3J.Lm SCMOS process, 
we obtained additional bonded chips for a recount. The revised yield figure is eleven 
out of 30, which does not change any of the conclusions from the last report. 
Timing tests show that the prototype has good operating margins. The chip 
functions correctly on power supply voltages of 3 to 6 volts, and tolerates 5 to 15 
nanoseconds of clock skew (depending on supply voltage). However, the sensing 
phase takes 70 nanoseconds at 5 volts, about twice as long as planned. 
To check the yield and speed, the chip is being refabricated on a 1.6J.Lm run. 
The layout has been updated to conform to changes in the MOSIS design rules. 
Two- transistor dRAM 
After much searching for structures that would automatically give an appropri-
ate sense current for the sense amplifier, we concluded that we were not going to 
find one that was tolerant of power supply variations. We decided instead to build a 
more ad hoc circuit having the right power supply dependence, and trust in SPICE 
to get the currents correct. 
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The general approach is to apply linear voltage ramps to the gates of successively 
larger transistors, with the completion of each ramp causing the start of the next. 
Each ramp rate is set by the size of an n-channel transistor that drives a capacitance 
via a p-channel current mirror, to maintain a constant current. With appropriate 
choice of ramp rates and transistor sizes, three stages produce an adequate approx-
imation to an ideal sense current. The first ramp comes from a dummy select line 
that matches the delay of the polysilicon select lines crossing the cell array. 
Since the Mosaic C does not employ error correction, alpha-particle-induced bit 
errors are a serious concern. The strategy suggested to us is to put the cell array in 
a p-well, whose depletion region will repel any stray minority carriers that diffuse up 
from the substrate, where alpha particles generate the most carriers. Unfortunately, 
the heavy doping necessary to form a well greatly increases the diffusion capacitance, 
which reduces the bit-line voltage swing and hence the noise immunity. With less 
voltage to work with, it becomes important to get as much of the cell charge onto 
the bit lines as practical before sensing. 
Polysilicon select lines and single-transistor pass gates may seem to be a slow 
way to do this, but it happens that as the source and drain voltages of the access 
transistors rise and turn the transistor off, the gate capacitance bootstraps the select 
line slightly above the power supply voltage. This means that the select transistors 
can be wider than one might expect, given the resistance of the polysilicon wire, 
and this helps squeeze out more charge. Not being able to squeeze out all of the 
charge is both a curse and a blessing. When an alpha particle strikes, it is the 
charge that is hard to get that is lost, so the effect on bit-line voltage swing is not 
as large as it first seems. 
The limited voltage swing puts a premium on exactly equal precharge voltages. 
Simplistic simulations show that this should be easy to attain; however, when the 
power supply voltage moves continuously during precharge, it becomes more diffi-
cult, requiring either large precharge transistors that will glitch the power supply, 
or a third transistor that will short the bit lines together during precharge. 
The limited voltage swing also puts a premium on writing full voltage levels into 
the cells. Because the write transistors must behave as isolation cascodes during 
reading, they must be single-transistor pass gates, which can pass a voltage just 
as high as the cell select transistors can pass, but do it quite slowly. This could 
be combatted with large transistors (which increase the sneak current through the 
sense current wire), with a complementary sense amplifier (decreasing the density), 
or by writing early enough in the cycle that the bit lines have not yet had a chance 
to fall. It is not yet clear which approach is best, so this is an area meriting further 
study. 
Reading needs additional study as well, because it loads the sense amplifier 
and worsens the low voltage that can be restored into the cell. The effective cell 
capacitance is maximum for low voltages, so the low level is important. 
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4.1.2 Channels 
The test layout for Mosaic channels of minimum flit width (as described in the 
last report) returned from fabrication at the end of April, and was tested by the 
end of May. This test chip was found to function correctly in all respects except 
for blocking messages when a succeeding channel was full. Analysis of the involved 
layout revealed a short circuit in some of the switch configurations used to propagate 
the acknowledge signal. These shorts did not show up in simulation because of a 
set of improperly constructed test vectors which conspired with the nature of the 
defect to give the expected result. It was not possible to test the router at speed 
since many internal nodes had been tapped to produce debugging outputs. 
The layout for the switch was corrected, and was successfully simulated using 
corrected test vectors. The layout for the one-dimensional router was modified for 
5-bit-wide flits (4-bit-wide data), simulated, and again sent out for fabrication. This 
version is expected to work correctly, so the debugging taps were removed to allow 
us to make speed tests. 
Work is continuing on the processor interface for the channels, and on making a 
mock-up of a full Mosaic C chip. The "mock-Mosaic" will consist of a 2D router with 
the same pad frame as the Mosaic C; but, whereas the full-scale Mosaic C directs 
messages to the node computer, the mock-Mosaic will redirect those messages back 
into the network. These chips will be useful for testing the top assembly packaging 
and host interfaces. 
4.1.3 Processor 
The Mosaic C processor datapath layout has been further refined. The current 
design simulates correctly with MOSSIM. The size of this 16-bit datapath, including 
24 general registers, ALU, shifter, condition flags, seven addressing and address limit 
registers, and address arithmetic, is approximately lOOOAx3500A. 
The microcode for Mosaic C is also complete, and has been tested using a 
detailed instruction-level simulator. Several improvements have been made to the 
instruction set in this period to make it a better match to the Cantor code generator. 
The microcode has also been partitioned in several ways to try to discover ways to 
reduce the number of literals per implicant. The goal of this partitioning is to try 
to solve by organizational means some problems in keeping the control PLA from 
being the critical timing path. 
4.2 Cantor Engine 
Bill Athas, Nanette Jackson, Jakov Seizovic 
The Cantor Engine, as described in our previous semiannual technical report, 
is an experimental VLSI implementation of a message-driven instruction processor 
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architecture. The design has made substantial progress over the past seven months, 
with individual sub-systems submitted for fabrication. The layout for the bus in-
terface unit and the datapath have been completed. The bus interface unit was 
sent to MOSIS for fabrication in mid-June and chips were received at the end of 
September. The datapath has been assembled and is expected to be sent to MOSIS 
before the end of November. 
4.3 A Self-Timed Circuit for the Lazy Stack 
Steve Burns, Alain Martin 
The design of a self-timed VLSI circuit for a "lazy" stack has been used to 
illustrate a new aspect of our method for synthesizing self-timed circuits from com-
municating processes. In this design, the control part is first constructed according 
to the standard method, and the data path is then added, using a systematic com-
pilation technique for input and output. This separation of control and data parts 
not only makes the compilation easier but it also leads - in most cases - to simpler 
circuits: Because read and write operations on each variable are grouped together 
in the data path, duplication of identical circuitry is avoided. 
We produced the layout using a semi-automated standard-cell place-and-route 
design tool. 
A stack consisting of 24 cells, each capable of holding four bits of data, has been 
fabricated. All twelve packaged chips returned from MOSTS function correctly. The 
chips perform well: The average gate-delay is approximately 2ns, and a worst-case 
delay of 60ns is needed to add a value to the stack. Because of the self-timed nature 
of the design, the chips function correctly, but much more slowly, at extremely low 
power-supply voltages (down to 0.7 volts). 
4.4 Automatic Compilation of Communicating Processes into Self-Timed 
VLSI Circuits 
Steve Burns, Alain Martin 
We have constructed a first compiler which automatically translates multi-
process programs into self-timed circuits. The translation is directed by the syntax 
of the program; ie, we derive a standard implementation for each language con-
struct. Hence, the connectivity of the parse tree mirrors the connectivity of the 
circuit. 
Although this first compiler does not use all heuristics of hand compilation, 
possible inefficiencies of the compiled circuits are almost entirely eliminated by 
"peep-hole optimizations." (We are still refining this optimization step.) 
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The translation algorithm also provides a constructive proof that any program 
in our notation can be compiled into a self-timed VLSI circuit whose size is propor-
tional to the size of the source code. 
The output of the compiler is a network of operators (and, or, C-element, flip-
flop, etc.) for which we have designed a library of standard CMOS cells. The output 
of the compiler may be fed into MOSIS's FUSION service in order to produce layouts 
from programs completely automatically. The compiler consists of approximately 
1,000 PROLOG clauses and translates an average half-page program in less than 
ten seconds. We are currently comparing the results of the compiler to the results 
of various hand compilations to determine the quality of the compiled circuits. 
4.5 Self-Timed Implementations of Systolic Algorithms 
Pieter Hazewindus, Tony Lee, Alain Martin 
So far, most programs that we have compiled into self-timed circuits have been 
programs that either synchronize processes or buffer and route data. We have not 
investigated in great detail programs that involve arithmetic. (The most significant 
chip we have built containing arithmetic is the "3x + 1 engine.") We have started a 
systematic study of this type of self-timed circuit, and, as a first step, are analyzing 
the compilation of systolic algorithms. 
The simplest "systolic" interconnection is an array of processes, with each pro-
cess repeatedly receiving a value from its left and right neighbors, and sending values 
to its right and left neighbors. Because of the regularity of the communication be-
havior, it is possible to acknowledge the receipt of a value from the left neighbor 
by sending a value to this neighbor, and similarly for the right neighbor. Using 
this acknowledgment protocol, we not only minimize the bandwidth of channels, 
but also significantly reduce the size of the circuits required to implement systolic 
algorithms. 
Using this method, we have designed an 8-bit self-timed systolic multiplier that 
is currently being fabricated by MOSIS in a "TinyChip" run (28-pin package). In a 
systolic multiplier, each process receives a bit of the multiplier from the left neighbor 
and a partial sum from the right neighbor, then sends the same multiplier to the 
right and the new computed partial sum to the left. With the above communication 
protocol, it is possible to have the values sent be any function of the values received. 
In particular, these values need be neither binary nor dual-rail encoded variables. 
We are currently investigating the generalization of this method for alternate 
architectures, such as a hexagonal grid of processes. 
We are also investigating the implementation of signal-processing algorithms 
into self-timed circuits. Possible applications include clock less encoding/decoding 
devices; off-line data processing units; and, with the development of proper inter-
faces, real-time asynchronous signal-processing systems. 
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We have chosen a bit-serial approach, since it makes efficient use of relatively 
small amounts of circuitry and requires only bit-wide communication channels -
two properties that fit well within a self-timed discipline. The general design 
strategy being pursued is to develop a library of asynchronous utility modules, such 
as multipliers and multiplexors, and then to compose them together to form the 
target system. This method has been applied to the construction of a prototype 
asychronous finite impulse response filter. 
4.6 Formal Program Transformations for Self-Timed Circuit Synthesis 
Alain Martin, David Long 
The efficiency and generality of our synthesis method for self-timed VLSI circuits 
can be attributed in large part to the formal program transformation techniques on 
which it is based. These techniques make it possible for the designer to modify and 
refine its design in a certain direction while maintaining its functionality. (Each 
"legal" transformation guarantees that the resulting program will be semantically 
equivalent to the source program.) 
As a part of a systematic effort to better understand when and how these 
transformations should be applied, we have written a program that performs some 
of these transformations automatically. The program (written PROLOG) takes a 
straight line handshaking expansion and produces a circuit by applying the three 
main transformations: reshuffling, state-variable introduction, and production rule 
expanSIon. 
In order to select the "best" solution each time a choice is possible, a metric 
has been attached to the programs. So far, all solutions produced correspond to 
the solution produced by the hand compilation of the same program. 
4.7 A Self-Timed Mesh Routing Chip 
Charles Flaig, Chuck Seitz 
We have developed a general scheme for designing routing chips that is based 
on routing automata, as described in previous reports. We have now developed 
CMOS designs and layouts, and a stylized way of assembling them, that enables us 
to assemble whatever kind of routing chip we might like within a day or two. 
An asynchronous routing chip targeted for use in second-generation multicom-
puters was completed, simulated, and sent off for fabrication at the beginning of 
September. We expect to receive first silicon shortly. 
Testing of the layout of this chip was carried out in two stages. The first 
stage involved the hand application of test vectors to try to exercise each section of 
each data path. Once all errors had been removed using this method, a program 
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written by Wen-king Su was used to generate messages and apply simulation test 
vectors using a high-level model of the behavior of the router and the data formats 
involved. This program also compares the results of each stage of the simulation 
with its model, and prints a table of applied and generated messages in a coherent 
form suitable for easy manual checking. This extensive workout revealed several 
obscure errors, which were then corrected. We are confident that the logic of the 
chip is correct. The questions remaining to be answered by testing the fabricated 
chips involve possible analog timing glitches that are not caught by switch level 
simulation, and the actual attainable speed. 
4.8 Adaptive Routing in Multicomputer Networks 
John Y. Ngai, Chuck Seitz 
Our investigation continues in exploring the use of adaptive routing strategies 
to improve and sustain the performance of communication networks in moderate to 
heavy message traffic conditions. The summary of the various findings of the initial 
phase of our investigation is described in detail in our technical report [5246:TR:87], 
which focuses on the examination of issues fundamental to any communication net-
work supporting reliable concurrent computation. The problems of communication 
deadlock freedom, packet delivery assurance, and packet injection assurance are 
addressed in the framework of the simple packet exchange model. 
Based on our investigation of the simple packet exchange model, we realized 
that the critical assumption underlying our assurance of deadlock freedom in spite 
of arbitrary routing patterns is our ability to tightly match the incoming and out-
going data rates of a node. This is an assumption which is valid due to the tightly 
coupled structure of multicomputer communication networks. By combining this 
assumption and the preemption strategy, we are able to generalize our previous 
results concerning deadlock freedom, packet delivery, and injection assurances to 
virtual cut-through * style routing. In this adaptive cut-through switching frame-
work, the forwarding of incoming packets with more than one profitable outgoing 
channel can start as soon as the first of its profitable outgoing channels becomes 
available, without having to wait for the arrival of the entire packet. Analyses and 
simulations have demonstrated that packet latency under cut-through switching 
is substantially lower than that of the corresponding store-and-forward switching 
techniques used in light to moderate message loadings. 
The adaptive cut-through switching extension provides us with a competitive 
routing technique that holds promise of delivering performance surpassing that of 
* P. Kermani and L. Kleinrock, "Virtual Cut-Through: A New Computer Com-
munication Switching Technique," Computer Networks 3(4) pp. 267-286 (Sept. 
1979). 
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the already highly-evolved oblivious wormhole routing technique. Our preliminary 
simulation results have identified three regions of performance comparisons: 
(1) Light offered message loading, where both the adaptive and oblivious tech-
niques deliver approximately the same delay and throughput; 
(2) Moderately offered message loading, where the achieved throughput remains 
approximately the same, while the message delay delivered by the adaptive 
technique is significantly lower; and 
(3) Heavy offered message loading, where the oblivious technique breaks down 
with message delays and the source queue lengths increase out of bound. 
In contrast, the adaptive technique continues to deliver acceptable perfor-
mance with throughput approaching that of the available physical network 
bandwidth. The message delay, on the other hand, approaches that of the 
conventional store-and-forward switching. 
Our current work is mainly focused on consolidating the adaptive cut-through 
switching model; a technical report summarizing our new results is under prepara-
tion. Also under examination are various local heuristic routing assignment strate-
gies and their comparisons through extensive simulations. 
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1. Introduction 
With chip size reaching 1 million tranaistors, the need for high-
level design of circuits becomes compelling. The main stum-
bling block in the development of design methods for VLSI al-
gorithms is to find an interface that provides a good separation 
of the physical and Algorithmic concerns. Among the physicAl 
issues, timing is the most critical, since it is not only essentiAl 
to the reAl-time behavior of a circuit, but Also to its logical 
correctness if synchronous techniques are used. 
Synchronous techniques are detrimental to the use of high-
level design methods because they don't "scale well": a circuit 
may cease to function correctly when its feature sizes are scAled 
down to smaller dimensions. Further, with the increasing size of 
circuits, it becomes more and more difficult to distribute safely 
a clock signAl acrOllll a chip, and the restrictions attached to 
wire lengths in order to maintain certain timing properties add 
extra complication to the already difficult layout problem. 
For all those reasons, self-timed techniques (as defined in 
[10]) are particularly attractive for high-level VLSI design [9J. 
We propose a synthesis method for self-timed circuits in which 
the computation is initially described as a set of communicat-
ing processes in the notation of [3J, which is Iimilar to C.A.R. 
Hoare's CSP [2J but augmented with the proM construct. This 
first description is the reference solution, which has to be proved 
correct. The program is then compiled into a self-timed circuit 
by applying a series of semanti~preeerving tr&ll8iormatiODs. 
Hence the circuit obtained is correc' by conatrudion. 
Unlike most silicon compilation methods and hardware de-
scription Ian guagee , the method leads to efficien, circuits. It 
has been applied with "hand compilation" to a seriee of diffi-
cult self-timed design problems, such as distributed mutuAl ex-
clusion, fair arbitration, routing automata, with great suee_. 
Actually, the method, applied by a peraon in a mechanic&! way, 
will typicAlly produce better results than the IDOl' experienced 
designers can produce. The main reason for the efficiency of 
the method is that, rather than going in ODe step from the pro-
gram notation to the circuit, the designer applies a series of 
transformations to the originAl program. At each level of the 
transformation, powerful Algebraic manipulationa can be per-
formed leading to important optimizationa in terms of speed or 
area. 
We shall first preeent the program notation and the VLSI 
operators that constitute the "object code". We then describe 
the four steps of the compilation and illustrate the method with 
one sizeable example, the construction of a stack. We shall con-
clude that this technique can be used for high quality and high 
complexity designs, fully automated from a provably correct 
high-level description. (For a more complete description of the 
method, see [4J, [5J, [6J, and [7J.) 
2. The program notation 
The language used for the high-level description is close to 
C.A.R. Hoare's CSP[2J. We give only a very informAl defini-
tion of the constructs used in this paper. 
i) b T stands for b := true, b ~ stands for b := false. 
ii) The execution of the .electioll command (generalized IF-
statement) [G I ..... SI I ... I G" ..... S .. J, where G 1 through 
G .. are Boolean exprsaiona, and SI through S .. are pro-
gram parte, (G; is c&!led a "guard", and G; ..... S; a 
"guarded command") amounts to the execution of an arbi-
trary S; for which G; holds. lf -.(Gl v ... vG .. ) holds, the 
execution of the command islUSpended until (Gl v ... vG .. ) 
holdl. 
iii) For atomic actions s and II, "s, II" stands for the execution 
of % and II in any order. 
iv) [GJ where G is a Boolean, stands for [G ..... sldp} , and thUl 
for "wait until G hold". (Hence, "[GJ; S"and [G - SJ 
are equivalent.) 
v) .[SI stands for "repea' S forever". 
vi) From ii) and iii), the operational deecription of the state-
ment .[[Gl ..... SI I ... I G" ..... S,,]] is "repeat forever: wait 
until lOme G; holda; execute an S; for which G; hold". 
Co~cat~g proceaaes 
A concurrent computation is described as a set of proceaaee 
communicating with each other by communication actiona on 
channels (no shared variablee). When no measagee are transmit-
ted, communicaiion on a channel is reduced to Iynchronisation 
sign&ls. The name of the channel is then sufficient for identify-
ing a communication action. 
If two proc_ pI and p2 share a channel named X in 
pI and Y in p2, at any time the completion of the nth X-
action "coincidee" with the completion of the nth Y - action. 
If, for example, pI reaches the nth X-action before p2 reaches 
the nth Y - action, the completion of X is suspended until p2 
reaches Y. The X-action is then said to be pending. 
Probe 
Instead of the usuAl selection mechanism by which a set of pend-
ing communication actions can be selected for execution, we 
provide a generAl Boolean command on channels, called the 
prOM. In proc_ pI, the probe command X has the same 
value as the predicate "A communication action Y is pending 
in p2". 
Hence the guarded command X - X guarantees that 
the X -action is not suspended. And a construct of the form 
[X ..... X I Y ..... YJ can be used for selection. 
3. The "object code" 
In standard digital VLSI design, the MOS transistor is idea.!-
ized as an on/off switch. Unfortunately, the switch model is 
too crude, ignoring too many electricAl phenomena that play 
an important role in the functioning of the circuit. Therefore, 
trying to carry the di.screte model of a computation down to the 
transistor level is very likely to lead either to incorrect imple-
mentations or to a too complicated model of the computation. 
A crucial decision in the developement of our method has been 
to choose an ·object code- at a higher level than the transis-
tor. We have choeen to construct a notation that provides the 
weakest possible form of controilltructure and IImaliest number 
of program constructs. In fact, the notation contains exactly 
one construct, the prodtoction rule, and is therefore called the 
'production-rule set notationw • 
This minimal notation has been chosen 110 that i) it has 
lIOund semantics, ii) any non-terminating program can be com-
piled into production rules, iii) the transformation into a circuit 
is straightforward. 
In fact, we consider the production-rule set as the canonical 
representation of a circuit. This representation can be decom-
posed into several equivalent networks of gates depending on 
the set of building blockll used, but the production-rule set rep-
resents the circuit independently of the gate implementations. 
4: Production rules 
Production rules can be seen .. a weaker form of guarded com-
mands. Consider the production rule G ..... 5 
• 5 is either a simple AIIIIignment, or an unordered list· .tl , 
.2, .3, .,. - of simple auignments, where a lIimple AIIIIignment 
is the auignment of true or falae to a lIingle Boolean variable. 
• G is a Boolean expr_ion, called the guard of the pro-
duction rule. If G holds, the correct execution of 5 is guaran-
teed only if G remaina invariantly true until the completion of 
5. We say that G mWlt be .tdlc. 
A. prod.ctio" rule .et is an unordered set (a collection) of 
production rule.. Consider the canonical production rule eet 
PRS: 
Gl ..... 51 
G2 ...... 52 
Gn ..... 5n 
• Unlike the guarded command. of a eelection or a rep-
etition, the mutual exclWlion among the different production 
rules of a set is not part of the semantics of the construct. The 
correct execution of a production rule set is guaranteed only if 
interferin, production rules are mutually exclusive. Two pro-
duction rules are said to be interfering when their right-hand 
sides share a variable. Each procetlll will be implemented .. a 
p.r.s. lIuch that exactly one p.r. is firable at any time, hence 
enforcing non-interference. 
• If stability of the guard. and mutual exclWlion among in-
terfering production rules are guaranteed, the production rule 
set PR5 is semantically equivalent to the non-terminating rep-
etition .[[ GCSJ] , where GCS is the guarded command set lIyn-
tactically identical to PRS. Stability of the guards is essential 
to guarantee the absence of races and hazards. When stabil-
ity cannot be enforced, a special operator called "synchronizer" 
has to be WIed. When mutual exclusion cannot be enforced, 
a special operator called "arbiter" has to be WIed. These two 
operaton are not needed in this paper. 
We implement a p.r.lI. by decomposing it into a collection 
of production rule seta each of which has a known VLSI imple-
mentation. Those primitive production rule seta correspond to 
logic gates or standard VLSI cells that are our ultimate building 
blocka._ 
The set of operators with which we want to build our cir-
cuits is not unique. The descriptions of the operators used in 
this paper in terms of their prod uction rules and their logic 






~x V ~y ..... z 1. 
(x,y)y:z== xVy ..... zr 
~x 1\ ~y ..... z 1· 
XllLY== x ..... Yj 
~% ......... Y l· 
x[(y,z)== p-+yj,zj 
~x ..... Y 1, z 1· 
(x,y).Q.z == xl\ y ..... zi 
.,x 1\ "11 ..... z 1· 
The asymmetric C-element: 
(X;II).aQ z==xl\lI- z j 
~x- zl 
(x; II) l z == % - z i 
II ...... z 1· 
A negated input or output ia represented on the figures by a 
small circle on the coneeponding port. A wire with its input 
negated ia an inverter. A cell with a negated input is considered 
as one cell, and not as the compoeition of an inverter and a cell. 
5. The compilation method 
ProCet18 decomposition 
The fint step of the compilation, called "process decomposi-
tion" , conaists in replacing a procell by several semantically 
equivalent proc ... s. The purpose of the decomposition is to 
obtain a process representation of the program in which the 
right-hand lIide of each guarded command ia a IItraight-line pro-
gram, i.e., consists only of simple AIIIIignments and communica-
tion command., composed by semi-colons and commas. Process 
decompoeition ia applied repeatedly until the right-hand side of 
each guarded command is a straight-line program. Process de-
composition plays an important role in the compilation of large 
programs. We won't need it in the example treated here. See 
[5] for a typical use of this transformation. 
Handshaking expaneion 
The implementation of communication, called "handshaking ex-
pansion" , replaces each channel by a pair of wire-operators and 
each communication action by ita implementation in terms of a 
"four-phase handshaking" protocol. Channel (X, Y) is imple-
mented by the two wires (xo lIL vi) and (yo lIL xi). 
Initially, xo, :n, 110, and IIi are falae. For a matching pair 
(X, Y) of actions, the implementation is not symmetrical in X 
and Y. One action is called fictive and the other one pauive. 
The four-phase implementation with X active and Y passive 
18: 
X == xo i; [xi]; xo 1; [~xi] (1) 
(2) 
When no action of a matching pair ill probed, the choice of 
which one should be active and which one pasaive ill arbitrary, 
but a choice has to be made. The choice can be important 
for the composition of identical circuita. A simple rule ill that 
for a given channel (X, Y), all actions at one side are active 
and all actions at the other side are passive. If X is used, all 
X - actions are passiv_with the obvious restriction that Y 
cannot be used in the lI&II1e program. The implementation of 
the probe ill simply: 
(3) 
A probed communication action X -+ ... X ill implemented: 
ri-+ ... roj; [...,ri); rol. 
Reshuffling 
Consider the handshaking expansion of program p according 
to (1), (2), and (3). Provided that the cyclic order of the four 
handshaking actions of a communication command is respected, 
the last two actions of this command can be inserted at any 
place in p without invalidating the semantice of the commu-
nication involved. However, modifying the order of these two 
actions relatively to other actiona of p may introduce deadlock. 
The pOllllibility to reshulfte the second half of the handshaking 
sequence, playa an important role in the compilation method 
as a lOurce of algebraic manipulations. 
ProducilOD rule expanaioD 
The next atep ill to compile the handshaking expansion of the 
program into a let of production rules from which all explicit 
sequencing hu been removed. Thill is the most difficult Rep in 
particular bec&Wle it requires, in all but trivial c_, the intr~ 
duction of state variables to identify each atate of the compu-
tation uniquely. 
Operator reductioD 
The last step, called ·operator reduction" , consist! in identi-
fying leta of production rulea in the program with leta of ~ 
duction rules deacribing operaton. The nOll-trivial part in thie 
step ill called Maymmetrisation". It ill used for tranllfonnin, the 
guards of the production rulea 10 U to make them 'look like' the 
guards of operatol'll. After this last step, the program hu been 
replaced by a network of operatai'll for which standard cella ex-
ist. (We have constructed a cell library of self-timed element! 
in SCMOS technology. Since many cella are parametrised, the 
library is extendable.) 
6. Example: single variable register 
Consider the followin, process that providea read and write 
access to a simple boolean variable z: 
-[[P -+ P?z , Q -+ Q!zJl 
where ...,15 V -;q holds at any time, i.e., read and write requeata 
exclude each other in time. 
HandahaldDg expanaioD 
The handshaking expansion of (4) Ulel the ·doubl.rail" tech-
nique: the Boolean value of z ill encoded on two wires, one 
pi2 ;?--------,..-----, qo2 
po qi 
pi1 qo1 
Figure 1: Single-bit regiater 
for the value true and one for the value false . Each guarded 
command of (1) ill expanded to two ~arded commands: 
-[[pil-+rj; [z)j poj; [...,pil); pol 
,pi, -+ Z 1; [-,z); po j; [...,pi2); po 1 
'z 1\ fi -+ fOl j; [""fi); fOil 
'''''Zl\fi-+fa,j; [""fi); fa,l 
Jj. 
ProduciloD rule expanaioD 
(5) 
The production-rule expansion of the first two guarded com-
mands gives: 
pil ..... z T 
pi'l 1\ z ..... po j 
...,pil ..... poL 
pi, ..... r 1 
piJ I\...,z ..... po j 
...,piJ ..... poL. 
The first and fourth p.r.'a correepond ··to the flip-8op: 
(piljpi,) l. z. The other pol.'. can be tranaormed into: 
(pill\ z) V (piJ 1\ ...,z) ..... po j 
(...,pil V ...,z) V (...,piJ V z) ..... po 1 
which is the definitioo of the IF-cell (pil;piJj z) J1:..po. Thilaet 
of p.r.'. can aIIIo be implemented u: 
(pi 1 , z) t::. POI 
(pi" -.z) t::. po, 
(pol,po,) ::l po. 
The production-rule expa.ioo of the lut two guarded com-
mands of (5) givea: 
z 1\ qi ..... fod 
...,z V ""fi ..... fOil 
...,z 1\ qi ..... fa, j 
z V ...,qi ..... fa, 1, 
which corresponds to the two operatai'll (z,~) t:. fot and 
(...,z, fi) t::. fa,. The circuit ill represented in Figure 1. 
7. The wy stack 
A lazy stacie is one in which the full elementa, i.e., the elementa 
of the stacie that contain a piece of data, are not nece.arily 
contiguoWl. For inatance, after a .pop" operation removes a 
data portion from the top element of the Itacle, the hole created 
in the top element iI not filled even if lOme other element of 
the stack containa a data portion. ObvioUlly, we must record 
whether a stack element is full or empty. In the implementation 
given in [3J, a Boolean variable is used for this purpose. Here we 
shall use a different coding: a stack element is described as two 
programa--one for the empty cue, one for the full case-which 
call each other in a mutually recursive way. 
We restrict ourselves to Boolean data portions. A data 
portion is added to a stack element by a command on the input 
channel "in". A data portion is removed from a stack element 
by a command on the output channel ·out". We usume that 
the environment never attempts to add portions to a full stack 
nor to remove portions from an empty stack. Hence a request 
to remove a portion from an empty stack causes the element to 
obtain the next data portion from the "rest of the stack". Such 
an action uses the input channel "get". Similarly, a request to 
add a portion to a full element causes the element to push the 
portion it contains to the "rest of the stack". Such an action 
uses the output channel "put". 
The program for the empty stack element is called E. The 
program for the full stack element is called F. We have 
E == [in -+ in?z; F F == [in -+ putlz; in?z; F 
lout -+ get?z; out!z; E lout -+ out!z; E (6) 
]. ]. 
The initialisation of an empty stack element is a call of E. 
The initialisation of a full stack element is a call of F. 
8. Implementation of the control part 
Let us first implement the ·control part' of the program, i.e., 
the programs E and F from which meaage communication 
has been removed. We usume that the stack is empty initially. 
Instead of using mutual recursion, we use (what may look like) a 
slightly less symmetrical coding of (6): we introduce the channel 
(t, t') and call F from within E by the usual construction of 
prace. decomposition. We get 
E == .[[in -+ in;t 
lout -+ get; out 
]]. 
F == .[[t1/\ In -+ put; in 
[iT /\ out -+ out; t' 
]]. 
(7) 
In the handahakinc expanmon, the choice of active and 
passive communications is entirely dictated by the occurrence 
of the probes. We get 
E== 
*[[~ti /\ ini -+ ino j; [~ni]; ino!i to ji [ti]i to! 
Hi /\ outi -+ 9eloji [getiJi 9etO!i [ ..... getiJi outoji [ ..... outiJi outo! 
I] 
F== 
*[[ti' /\ ini -+ puto ji [puti]iputO!i [ ..... putiJi ino ji [~ni]i ino! 
Iti' /\ outi -+ outo ji [ ..... outi)i outO!i to' ji [ ..... ti')i to' ! 
I]· 
9. Compilation of E 
The first guarded command of E is a standard paaaive-active 
buffer element implemented as an active-active buffer compoeed 
with a passive-pusive adaptor (Fie. 2.a). The second guarded 
.~eto 
~ outi~. C i • (getl . . . . out . . 
,--------------------





Figure 3: ImplemeDtatioD oi E 
command is a standard stack element implemented as an active-
active buffer with input outi inverted (Fie. 2.b). The active-
active buffer is a standard cell called a D-element. 
Next, we have to enforce mutual exclusion between the 
two guarded commanda of E. Since in and out are mutually 
exclusive, it suffices to guwantee that when in is completed 
in the first guarded command, the second guarded command 
cannot start until t is completed. In order to strencthen the 
guard of the second command with the appropriate expression, 
we introduce in the handahaking expansion of the first guarded 
command the variable z. We get 
z /\ ini -+ ino ji Z!i [-.ino)i ino!i to ji [ti]i to!i [~tiJi Z j 
as the handahaking expansion of the first guarded command. 
Obviously, it suffices to strengthen the guard of the second 
guwded command with z to guarantee mutual exclusion be-
tween the two g.c.'s. We get 
outi/\z-+9etoji [geti]i geto!i [ ..... geti)i outoj; [ ..... outi]i outo! 
Since we can weaken ..... outi as ..... outi V ..... z, the only transfor-
mation is the replacement of outi by z /\ outi. This gives the 
circuit of Figure 3 as an implementation of E. 
10. Compilation of F 
The compilation of the first guarded command of F is identi-
cal to that of the second command of E, with the appropriate 
change of variables. The compilation of the second command, 
however, can be drastically simplified by reshuffling. Since 
channel (t,t') is an internal channel, we can reshuffle the hand-
shaking sequence of t' without deadlock. The handahaking ex-
pansion of the second guarded command becomes: 
ti' /\ outi -+ outo j ito' j i [ ..... ti' /\ ..... outil i outo 1; to' 1. 
This sequence compiles immediately into the C-element: 














Fieve 5: Addinl the data path 
The channels in and out are used both in E and F, 10 
we need to merge the local copies of in and the local copies of 
out in the standard way. The resulting circuit for the control 
part of the stack element is shown in Figure 4. 
11. Implementation of the data path 
Let SI and S2 denote program (6) and program (7), respec-
tively. We now have to extend the implementation of S2 10 
as to obtain an implementation of S1. We want to leave 52 
unchanged and introduce an extra "data path- prace. P such 
that the parallel compoeition of S2 and P implements S 1 . 
More precisely. the channels in. out. get. put of 52 are renamed 
in'. out'. get'. put'. P communicates with S2 via the re-
named channels and with the environment via in.out.get.put. 
(See Figure 5). 
By comparing SI and S2. we derive that P has to imple-
ment the operations: 




where A. B denotes the simultaneous execution of A and B. 
(We can define the completion of an action 10 that the simul-
taneous execution of two actions is well-defined. The imple-
mentation of A. B amounts to interleaving the handshakins 
sequences of A and B.) 
The implementation of the four actions of P is based on 





auto 1 putQl 
Figure 6: The data path 
brevity. we omit the rest of the derivation which can be found 
in [8J. The entire data path is described in Figure 6. 
The dual-port fli~flop used in the data path is defined as: 
( .... 2;tl.t2) Iff %;: III v.2 ...... % t 
- tl V t2 ...... % ~ 
(By definition. at mOllt one input is true at any time.) 
12. The complete circuit 
Two important optimizations are added to the design. The first 
one concerns the implementation of the second guard of E: 
out -+ get?%; out!%. 
We observe that. in this case. unlike all other guarded com-
mands of (6). the value of % involved in the second action 
(out!x) is the same as the value of % involved in the first ac-
tion (get?x). We can therefore encode the value of % in the 
handshaking expansion of the guarded command without hav-
inS to use the register. The reshuffled handshaking expansion 
inciudins the double-rail encoding of % gives: 
-.ti 1\ outi -+ geto t; [getil -+ outol t Igeti2 -+ outo2 tJ; 
[-.outiJ; geto~; [...,getil -+ outol ~ l...,geti2 -+ outo2 ~J 
The circuit is 
(...,ti. outi) t::. geto 
getil ~ outol 
geti2 £ outo2 
The second optimization concerns the implementation of 
in' • in?%. which is more complex than that of get' • get?x be-
cause in is passive while get is active. We replace in?% and 
put!% by in.; in?% and outll; out!x, respectively. with in. pas-
sive and in active. and outs active and out paseive. For the 
output action out. the implementation is the same whether the 
channel is active or passive. The complete circuit is shown in 
Figure 7 with the data path extended to four bits. 
13. Concluding remarks 
By combining control and data. the design of a lazy stack en-
comp_s mOllt self-timed design issues (except for arbitration 
which is treated in [4) and [5)). 
Let us summarize the main advantages of the method. 
First. the source language. in particular the use of the probe. 
produces compact and efficient a1gorithIJUl, which can be further 
"tuned" through process decomposition. Second, the handshak-
ing expanaion combined with reshuffling offers powerful alge-
braic manipulations. Third, the production rule notation pro-
vides a canonical representation of the circuit which is straight-
forward to tranalate in whatever set of VLSI gates is available 
or convenient to use. Finally, the notion of stability of a guard 
captures exactly the necessary and sufficient condition to avoid 
races and hazards. 
We already have a compiler that produces about the same 
design fully automatically [lJ. Figure 8 shows a typical layout 
produced by the assembler from the operator set. Each operator 
has a standard cell representation. The cella of a process are 
stacked to form a tower in which power, reset, and ground run 
vertically. 
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